SystemVerilog Assertions Maven Silicon(03) Save Image Image gallery: Systemverilog Assertion Without Using Distance